LP5910 用于 RF 和模拟电路的超低噪声、300mA 线性稳压器 - 无需旁路电容

1 特性

- 输入电压范围：1.3V 至 3.3V
- 输出电压范围：0.8V 至 2.3V
- 输出电流：300mA
- 电源抑制比 (PSRR)：1kHz 频率时为 75dB
- 输出电压容差：±2%
- 低压降：120mV（典型值）
- 极低 I_Q（使能时，无负载）：12μA
- 无需噪声旁路电容即可实现超低噪声：12 μV_{RMS}（典型值）
- 与陶瓷输入和输出电容搭配使用可保持稳定
- 热过载保护
- 短路保护功能
- 反向电流保护
- 自动输出放电实现快速关断

2 应用范围

- 智能电话
- 平板电脑
- 无线局域网 (LAN) 设备
- 针对射频 (RF)、压控振荡器 (VCO) 和锁相环 (PLL) 器件偏置的后置降压和 DC-DC 稳压
- 机顶盒
- 摄像机

3 说明

LP5910 是一款能够提供高达 300mA 输出电流的线性稳压器。 此器件专门针对 RF 和模拟电路而设计，可满足其低噪声、高 PSRR、低静态电流以及出色的线路和负载瞬态响应等诸多要求。 LP5910 采用创新的设计技术，无需噪声旁路电容便可提供出色的噪声性能，并且支持远距离安置输出电容。

该器件包含一个反向电流保护电路，可在输入电压低于输出电压时防止反向电流通过 LDO 进入 IN 引脚。

当使能引脚 (EN) 为低电平且输出处于关断状态时，自动输出放电电路会使输出电容放电以实现快速关断。

凭借低输入和低输出电压范围，LP5910 非常适合用作后置 DC-DC 稳压器（后置降压稳压器）或者用于由单节或两节电池供电的应用。

该器件经过设计，可与一个 1μF 输入陶瓷电容和一个 1μF 输出陶瓷电容搭配使用。 无需使用独立的噪声旁路电容。

其固定输出电压介于 0.8V 和 2.3V 之间（以 25mV 为单位增量）。 如需特定的电压选项，请联系德州仪器 (TI) 销售代表。

器件信息[(1)]

部件号	封装	封装尺寸（最大值）
LP5910	WSON (6)	2.10mm x 2.10mm
	DSBGA (4)	0.742mm x 0.742mm

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

简化电路原理图



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

目录

1 特性 ... 1
2 应用范围 ... 1
3 说明 ... 1
4 修订历史记录 ... 2
5 Pin Configuration and Functions ... 3
6 Specifications ... 4
6.1 Absolute Maximum Ratings ... 4
6.2 ESD Ratings ... 4
6.3 Recommended Operating Conditions ... 4
6.4 Thermal Information ... 4
6.5 Electrical Characteristics ... 5
6.6 Typical Characteristics ... 6
7 Detailed Description ... 11
7.1 Overview ... 11
7.2 Functional Block Diagram ... 11
7.3 Feature Description ... 11
7.4 Device Functional Modes ... 12
8 Applications and Implementation ... 13
8.1 Application Information ... 13
8.2 Typical Application ... 13
9 Power Supply Recommendations ... 17
10 Layout ... 17
10.1 Layout Guidelines ... 17
10.2 Layout Examples ... 17
10.3 DSBGA Mounting ... 17
10.4 DSBGA Light Sensitivity ... 17
11 器件和文档支持 ... 18
11.1 文档支持 ... 18
11.2 社区资源 ... 18
11.3 商标 ... 18
11.4 静电放电警告 ... 18
11.5 Glossary ... 18
12 机械、封装和可订购信息 ... 18

4 修订历史记录

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (September 2015) to Revision A **Page**

- 已更改 器件数据表状态，从“产品预览”改为“量产数据”；在手册顶部导航栏处添加了参考设计图标 ... 1

Copyright © 2015, Texas Instruments Incorporated

5 Pin Configuration and Functions

YKA Package
4-Pin Ultra-Thin DSBGA
Top View



YKA Package
4-Pin Ultra-Thin DSBGA
Bottom View



DRV Package
6-Pin WSON With Thermal Pad
Top View



Pin Functions

PIN			I/O	DESCRIPTION
NAME	DSBGA	WSON		
EN	B1	4	I	Enable input; disables the regulator when logic low. Enables the regulator when logic high. An internal 1-MΩ pull down resistor connects this input to ground.
GND	B2	5	—	Common ground
IN	A1	6	I	Voltage supply input. A 1-µF capacitor must be connected at this input.
NC	—	2, 3	—	No internal connection. Connect to ground or leave open.
OUT	A2	1	O	Voltage output. A 1-µF low-ESR capacitor must be connected from this pin to the GND pin. Connect this output to the load circuit.
Exposed Pad	—	Thermal Pad	—	The exposed thermal pad on the bottom of the package must be connected to a copper area under the package on the PCB. Connect to ground potential or leave floating. Do not connect to any potential other than the same ground potential seen at device pin 5 (GND). See *Power Dissipation* for more information.

Copyright © 2015, Texas Instruments Incorporated

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1][2]

	MIN	MAX	UNIT
Input voltage, V_{IN}	–0.3	3.6	V
Output voltage, V_{OUT}	–0.3	3.6	V
Enable input voltage, V_{EN}	–0.3	3.6	V
Continuous power dissipation[3]	Internally Limited		W
Junction temperature, $T_{J(MAX)}$		150	°C
Storage temperature, T_{stg}	–65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to the GND pin.
(3) Internal thermal shutdown circuitry protects the device from permanent damage.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001[1]	±1000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101[2]	±250	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)[1]

	MIN	MAX	UNIT
Input voltage, V_{IN}	1.3	3.3	V
Output voltage, V_{OUT}	0.8	2.3	V
Enable input voltage, V_{EN}	0	3.3	V
Output current, I_{OUT}	0	300	mA
Junction temperature, T_J[1]	–40	125	°C
Ambient temperature, T_A[1]	–40	85	°C

(1) The maximum ambient temperature, ($T_{A(MAX)}$) is a recommended value only and can vary depending on device power dissipation and $R_{\theta JA}$. For reliable operation, the junction temperature (T_J) must be limited to a maximum of 125°C. Ambient temperature (T_A), thermal resistance ($R_{\theta JA}$) , V_{IN}, V_{OUT}, and I_{OUT} all define T_J : $T_J = T_A + (R_{\theta JA} \times ((V_{IN} - V_{OUT}) \times I_{OUT})$.

6.4 Thermal Information

THERMAL METRIC[1]		LP5910 YKA (DSBGA)	LP5910 DRV (WSON)	UNIT
		4 PINS	6 PINS	
$R_{\theta JA}$[2]	Junction-to-ambient thermal resistance, High-K	202.8	79.2[3]	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	3.3	110.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	36.0	48.7	
ψ_{JT}	Junction-to-top characterization parameter	0.4	5.2	
ψ_{JB}	Junction-to-board characterization parameter	36.0	49.1	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	18.1	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.
(2) Thermal resistance value $R_{\theta JA}$ is based on the EIA/JEDEC High-K printed circuit board defined by: *JESD51-7 - High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*.
(3) The PCB for the WSON/DRV package $R_{\theta JA}$ includes two (2) thermal vias under the exposed thermal pad per EIA/JEDEC JESD51-5.

Copyright © 2015, Texas Instruments Incorporated

6.5 Electrical Characteristics

Unless otherwise specified, $V_{IN} = V_{OUT(NOM)} + 0.5$ V, $V_{EN} = 1$ V, $I_{OUT} = 1$ mA, $C_{IN} = 1$ μF, $C_{OUT} = 1$ μF.[1][2][3]

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
ΔV_{OUT}	Output voltage tolerance	$V_{IN} = (V_{OUT(NOM)} + 0.5$ V) to 3.3 V, $I_{OUT} = 1$ mA to 300 mA		–2		2	$\%V_{OUT}$
	Line regulation	$V_{IN} = (V_{OUT(NOM)} + 0.5$ V) to 3.3 V, $I_{OUT} = 1$ mA			0.01		%/V
	Load regulation	$I_{OUT} = 1$ mA to 300 mA			0.002		%/mA
I_{LOAD}	Load current	See[4]		0		300	mA
I_Q	Quiescent current[5]	$V_{EN} = 1$ V, $I_{OUT} = 0$ mA			12	25	μA
		$V_{EN} = 1$ V, $I_{OUT} = 300$ mA			230	350	
$I_{Q(SD)}$	Quiescent current in shutdown[5]	$V_{EN} = 0.3$ V, –40°C ≤ T_J ≤ 85°C			0.02	2	
I_{RO}	Output reverse current[6] $V_{OUT} > V_{IN}$	$V_{OUT} = 3.3$ V, $V_{IN} = V_{EN} = 0$ V		–20		0	μA
		$V_{OUT} = 3.3$ V, $V_{IN} = V_{EN} = 1.3$ V		0		50	μA
I_G	Ground current[7]	$I_{OUT} = 0$ mA ($V_{OUT} = 2.3$ V)			15		μA
V_{DO}	Dropout voltage[8]	1.3V ≤ V_{OUT} < 1.5 V, $I_{OUT} = 300$ mA			200	300	mV
		1.5V ≤ V_{OUT} = 2.3 V, $I_{OUT} = 300$ mA			120	180	
I_{LIMIT}	Output current limit	$V_{OUT} = V_{OUT(NOM)} - 0.1$ V, $V_{IN} = V_{OUT(NOM)} + 0.5$ V			450		mA
PSRR	Power supply rejection ratio[9]	f = 100 Hz, $I_{OUT} = 20$ mA, V_{OUT} ≥ 1 V			80		dB
		f = 1 kHz, $I_{OUT} = 20$ mA, V_{OUT} ≥ 1 V			75		
		f = 10 kHz, $I_{OUT} = 20$ mA, V_{OUT} ≥ 1 V			65		
		f = 100 kHz, $I_{OUT} = 20$ mA, V_{OUT} ≥ 1 V			40		
		f = 2 MHz, $I_{OUT} = 20$ mA, V_{OUT} ≥ 1 V			25		
		f = 100 Hz, $I_{OUT} = 20$ mA, 0.8 V < V_{OUT} < 1 V			65		
		f = 1 kHz, $I_{OUT} = 20$ mA, 0.8 V < V_{OUT} < 1 V			65		
		f = 10 kHz, $I_{OUT} = 20$ mA, 0.8 V < V_{OUT} < 1 V			65		
		f = 100 kHz, $I_{OUT} = 20$ mA, 0.8 V < V_{OUT} < 1 V			40		
		f = 2 MHz, $I_{OUT} = 20$ mA, 0.8 V < V_{OUT} < 1 V			25		
e_N	Output noise voltage[9]	BW = 10 Hz to 100 kHz	$I_{OUT} = 1$ mA		12		μV_{RMS}
			$I_{OUT} = 300$ mA		12		
T_{SD}	Thermal shutdown	T_J rising until output is OFF			160		°C
	Thermal hysteresis	T_J falling from shutdown			15		
LOGIC INPUT THRESHOLDS							
V_{IL}	EN low threshold (Off)	$V_{IN} = 1.3$ V to 3.3 V				0.3	V
V_{IH}	EN high threshold (On)			1			
I_{EN}	EN pin current[10]	$V_{EN} = 3.3$ V, $V_{IN} = 3.3$ V			3.3		μA
		$V_{EN} = 0$ V, $V_{IN} = 3.3$ V			0.001		

(1) All voltages are with respect to the device GND pin.
(2) Minimum and maximum limits are ensured through test, design, or statistical correlation over the T_J range of –40°C to 125°C, unless otherwise stated. Typical values represent the most likely parametric norm at $T_A = 25$°C, and are provided for reference purposes only.
(3) C_{IN}, C_{OUT}: Low-ESR Surface-Mount-Ceramic Capacitors (MLCCs) used in setting electrical characteristics.
(4) The device maintains a stable, regulated output voltage without a load current.
(5) Quiescent current is defined here as the difference in current between the input voltage source and the load at V_{OUT}. $I_Q = (I_{IN} - I_{OUT})$
(6) Output reverse current (I_{RO}) is measured at the IN pin.
(7) Ground current is defined here as the total current flowing to ground as a result of all input voltages applied to the device.
(8) Dropout voltage is the voltage difference between the input and the output at which the output voltage drops to 100 mV below its nominal value. Dropout voltage is not a valid condition for output voltages less than 1.3 V as compliance with the minimum operating input voltage can not be ensured.
(9) This specification is verified by design.
(10) There is a 1-MΩ resistor between EN and ground on the device.

Copyright © 2015, Texas Instruments Incorporated

Electrical Characteristics (continued)

Unless otherwise specified, $V_{IN} = V_{OUT(NOM)} + 0.5$ V, $V_{EN} = 1$ V, $I_{OUT} = 1$ mA, $C_{IN} = 1$ µF, $C_{OUT} = 1$ µF.(1)(2)(3)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
TRANSIENT CHARACTERISTICS(10)						
ΔV_{OUT}	Line transient(9)	$V_{IN} = (V_{OUT(NOM)} + 0.5\text{ V})$ to $(V_{OUT(NOM)} + 1\text{ V})$ in 30 µs $I_{OUT} = 1$ mA		0	1	mV
		$V_{IN} = (V_{OUT(NOM)} + 1\text{ V})$ to $(V_{OUT(NOM)} + 0.5\text{ V})$ in 30 µs $I_{OUT} = 1$ mA	–1	0		mV
	Load transient(9)	$I_{OUT} = 1$ mA to 100 mA in 10 µs	–45			mV
		$I_{OUT} = 100$ mA to 1 mA in 10 µs			45	mV
	Overshoot on start-up(9)				5%	
t_{ON}	Turnon time	From $V_{EN} > V_{IH}$ to $V_{OUT} = 95\%$ of $V_{OUT(NOM)}$		80	200	µs
OUTPUT DISCHARGE						
R_{AD}	Output discharge pulldown resistance	$V_{EN} = 0$ V, $V_{IN} = 2.3$ V		160		Ω

6.6 Typical Characteristics

Unless otherwise stated: $V_{OUT} = 1.8$ V, $V_{IN} = V_{OUT} + 0.5$ V, $V_{EN} = V_{IN}$, $I_{OUT} = 1$ mA, $C_{IN} = 1$ µF, $C_{OUT} = 1$ µF, $T_J = 25°C$.



Figure 1. V_{EN} Threshold vs Temperature



Figure 2. V_{EN} Thresholds vs V_{IN}



Figure 3. V_{EN} Thresholds vs V_{IN}



Figure 4. V_{EN} Thresholds vs V_{IN}

Copyright © 2015, Texas Instruments Incorporated

Typical Characteristics (continued)

Unless otherwise stated: V_{OUT} = 1.8 V, V_{IN} = V_{OUT} + 0.5 V, V_{EN} = V_{IN}, I_{OUT} = 1 mA, C_{IN} = 1 µF, C_{OUT} = 1 µF, T_J = 25°C.



V_{EN} = V_{IN}

Figure 5. V_{OUT} vs V_{IN}



V_{EN} = V_{IN}

Figure 6. V_{OUT} vs V_{IN}



V_{OUT} = 0.8 V V_{EN} = V_{IN} No load

Figure 7. I_Q vs V_{IN}



V_{OUT} = 1.2 V V_{EN} = V_{IN} No load

Figure 8. I_Q vs V_{IN}



V_{OUT} = 1.8 V V_{EN} = V_{IN} No load

Figure 9. I_Q vs V_{IN}



V_{OUT} = 2.3 V V_{EN} = V_{IN} No load

Figure 10. I_Q vs V_{IN}

Copyright © 2015, Texas Instruments Incorporated

Typical Characteristics (continued)

Unless otherwise stated: V_{OUT} = 1.8 V, V_{IN} = V_{OUT} + 0.5 V, V_{EN} = V_{IN}, I_{OUT} = 1 mA, C_{IN} = 1 µF, C_{OUT} = 1 µF, T_J = 25°C.



V_{OUT} = 0.8 V V_{IN} = 1.3 V I_{OUT} = 20 mA

Figure 11. PSRR vs Frequency



V_{OUT} = 1.8 V V_{IN} = 2.3 V I_{OUT} = 20 mA

Figure 12. PSRR vs Frequency



V_{OUT} = 2.3 V V_{IN} = 2.8 V I_{OUT} = 20 mA

Figure 13. PSRR vs Frequency



V_{OUT} = 0.8 V V_{IN} = 1.3 V

Figure 14. Noise Density



V_{OUT} = 2.3 V V_{IN} = 2.8 V

Figure 15. Noise Density



V_{IN} = V_{OUT} + 0.5 V I_{OUT} = 1 mA

Figure 16. ΔV_{OUT} vs Temperature

Copyright © 2015, Texas Instruments Incorporated

Typical Characteristics (continued)

Unless otherwise stated: V_{OUT} = 1.8 V, V_{IN} = V_{OUT} + 0.5 V, V_{EN} = V_{IN}, I_{OUT} = 1 mA, C_{IN} = 1 µF, C_{OUT} = 1 µF, T_J = 25°C.



V_{OUT} = 0.8 V

Figure 17. I_{GND} vs I_{OUT}



V_{OUT} = 1.8 V

Figure 18. I_{GND} vs I_{OUT}



V_{OUT} = 2.3 V

Figure 19. I_{GND} vs I_{OUT}



Figure 20. Dropout Voltage vs I_{OUT}



V_{EN} = V_{IN} V_{OUT} = 1.8 V C_{OUT} = 1 µF

Figure 21. Turnon Time



V_{IN} = 2.3 V V_{OUT} = 1.8 V C_{OUT} = 1 µF
I_{OUT} = 1 mA to 100 mA t_{RISE} = 10 µs

Figure 22. Load Transient Response

Copyright © 2015, Texas Instruments Incorporated

Typical Characteristics (continued)

Unless otherwise stated: V_{OUT} = 1.8 V, V_{IN} = V_{OUT} + 0.5 V, V_{EN} = V_{IN}, I_{OUT} = 1 mA, C_{IN} = 1 μF, C_{OUT} = 1 μF, T_J = 25°C.



V_{IN} = 2.3 V, V_{OUT} = 1.8 V, C_{OUT} = 1 μF
I_{OUT} = 100 mA to 1 mA, t_{FALL} = 10 μs

Figure 23. Load Transient Response



ΔV_{IN} = 0.5 V, V_{OUT} = 1.8 V, C_{OUT} = 1 μF
t_{RISE} = t_{FALL} = 30 μs, I_{OUT} = 1 mA

Figure 24. Line Transient Response

Copyright © 2015, Texas Instruments Incorporated

7 Detailed Description

7.1 Overview

The LP5910 is a linear regulator capable of supplying 300-mA output current. Designed to meet the requirements of RF and analog circuits, the LP5910 device provides low noise, high PSRR, low quiescent current, and low line/load transient response figures. Using new innovative design techniques the LP5910 offers class-leading noise performance without a noise bypass capacitor and the option for remote output capacitor placement.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 No-Load Stability

The LP5910 remains stable and in regulation with no external load.

7.3.2 Thermal Overload Protection

The LP5910 contains a thermal shutdown protection circuit to turn off the output current when excessive heat is dissipated in the LDO. Thermal shutdown occurs when the thermal junction temperature (T_J) of the main pass-FET exceeds 160°C (typical). Thermal shutdown hysteresis assures that the LDO again resets (turns on) when the temperature falls to 145°C (typical).

7.3.3 Short-Circuit Protection

The LP5910 contains internal current limit which reduces output current to a safe value if the output is overloaded or shorted. Depending upon the value of V_{IN}, thermal limiting may also become active as the average power dissipated causes the die temperature to increase to the limit value (about 160°C). The hysteresis of the thermal shutdown circuitry can result in a *cyclic* behavior on the output as the die temperature heats and cools.

7.3.4 Output Automatic Discharge

The LP5910 output employs an internal 160-Ω (typical) pulldown resistance to discharge the output when the EN pin is low, and the device is disabled.

Copyright © 2015, Texas Instruments Incorporated

Feature Description (continued)

7.3.5 Reverse Current Protection

The device contains a reverse current protection circuit that prevents a backward current flowing through the LDO from the OUT pin to the IN pin.

7.4 Device Functional Modes

7.4.1 Enable (EN)

The LP5910 may be switched to the ON or OFF state by logic input at the EN pin. A logic-high voltage on the EN pin turns the device to the ON state. A logic-low voltage on the EN pin turns the device to the OFF state. If the application does not require the shutdown feature, the EN pin must be tied to VIN to keep the regulator output permanently in the ON state when power is applied

To ensure proper operation, the signal source used to drive the EN input must be able to swing above and below the specified turnon or turnoff voltage thresholds listed in the *Electrical Characteristics* section under V_{IL} and V_{IH}.

A 1-MΩ pulldown resistor ties the EN input to ground. If the EN pin is left open, the internal 1-MΩ pulldown resistor ensures that the device is turned into an OFF state by default.

When the EN pin is low, and the output is in an OFF state, the output activates an internal pulldown resistance to discharge the output capacitance for fast turnoff.

Copyright © 2015, Texas Instruments Incorporated

8 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LP5910 is designed to meet the requirements of RF and analog circuits, by providing low noise, high PSRR, low quiescent current, and low line or load transient response figures. The device offers excellent noise performance without the need for a noise bypass capacitor and is stable with input and output capacitors with a value of 1 µF. The LP5910 delivers this performance in an industry-standard DSBGA package which, for this device, is specified with a T_J of –40°C to +125°C.

8.2 Typical Application

Figure 25 shows the typical application circuit for the LP5910. Input and output capacitances may need to be increased above 1-µF minimum for some applications.



Figure 25. LP5910 Typical Application

8.2.1 Design Requirements

For typical LP5910 applications, use the parameters listed in Table 1.

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	1.3 V to 3.3 V
Output voltage	0.8 V to 2.3 V
Output current	300 mA
Output capacitor range	1 µF to 10 µF

8.2.2 Detailed Design Procedure

8.2.2.1 External Capacitors

Like most low-dropout regulators, the LP5910 requires external capacitors for regulator stability. The device is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

Copyright © 2015, Texas Instruments Incorporated

8.2.2.2 Input Capacitor

An input capacitor is required for stability. It is recommended that a 1-µF capacitor be connected from the LP5910 IN pin to ground. (This capacitance value may be increased without limit.) The input capacitor must be located a distance of not more than 1 cm from the IN pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

NOTE

Tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be guaranteed by the manufacturer to have a surge current rating sufficient for the application. There are no requirements for the equivalent series resistance (ESR) on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance remains 1 µF ±30% over the entire operating temperature range.

8.2.2.3 Output Capacitor

For capacitance values in the range of 1 µF to 4.7 µF, ceramic capacitors are the smallest, least expensive and have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical 1-µF ceramic capacitor is in the range of 20 mΩ to 40 mΩ, which easily meets the ESR requirement for stability for the LP5910. The temperature performance of ceramic capacitors varies by type. Most large value ceramic capacitors (≥ 2.2 µF) are manufactured with Z5U or Y5V temperature characteristics, which results in the capacitance dropping by more than 50% as the temperature goes from 25°C to 85°C.

A better choice for temperature coefficient in a ceramic capacitor is X7R. This type of capacitor is the most stable and holds the capacitance within ±15% over the temperature range. Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1-µF to 4.7-µF range.

8.2.2.4 Capacitor Characteristics

The LP5910 is designed to work with ceramic capacitors on the input and output to take advantage of the benefits they offer. For capacitance values in the range of 1 µF to 10 µF, ceramic capacitors are the smallest, least expensive and have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical 1-µF ceramic capacitor is in the range of 20 mΩ to 40 mΩ, which easily meets the ESR requirement for stability for the LP5910.

A better choice for temperature coefficient in a ceramic capacitor is X7R. This type of capacitor is the most stable and holds the capacitance within ±15% over the temperature range. Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1-µF to 10-µF range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. Also, the ESR of a typical tantalum increases about 2:1 as the temperature goes from 25°C down to –40°C, so some guard band must be allowed.

8.2.2.5 Remote Capacitor Operation

The LP5910 requires at least a 1-µF capacitor at the OUT pin, but there is no strict requirements about the location of the capacitor in regards to the pin. In practical designs the output capacitor may be located up to 10 cm away from the LDO. This means that there is no need to have a special capacitor close to the OUT pin if there is already respective capacitors in the system (like a capacitor at the input of supplied part). The remote capacitor feature helps user to minimize the number of capacitors in the system.

Copyright © 2015, Texas Instruments Incorporated

As a good design practice, keep the wiring parasitic inductance at a minimum, using as wide as possible traces from the LDO output to the capacitors, keeping the LDO output trace layer as close as possible to ground layer and avoiding vias on the path. If there is a need to use vias, implement as many vias as possible between the connection layers. It is recommended to keep parasitic wiring inductance less than 35 nH. For the applications with fast load transients, an input capacitor is recommended, equal to or larger to the sum of the capacitance at the output node, for the best load-transient performance.

8.2.2.6 No-Load Stability

The LP5910 remains stable, and in regulation, with no external load.

8.2.2.7 Enable Control

The LP5910 may be switched to an ON or OFF state by a logic input at the EN pin. A voltage on this pin greater than V_{IH} turns the device on, while a voltage less than V_{IL} turns the device off.

When the EN pin is low, the regulator output is off and the device typically consumes less than 1 µA. Additionally, an output pulldown circuit is activated which ensures that any charge stored on C_{OUT} is discharged to ground.

If the application does not require the use of the shutdown feature, the EN pin can be tied directly to the IN pin to keep the regulator output permanently on.

An internal 1-MΩ pulldown resistor ties the EN input to ground, ensuring that the device remains off if the EN pin is left open circuit. To ensure proper operation, the signal source used to drive the EN pin must be able to swing above and below the specified turn-on/off voltage thresholds listed in the *Electrical Characteristics* under V_{IL} and V_{IH}.

Table 2. Recommended Output Capacitor Specification

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Output capacitor, C_{OUT}	Capacitance for stability	0.7	1	10	µF
	ESR	5		500	mΩ

8.2.2.8 Power Dissipation

Knowing the device power dissipation and proper sizing of the thermal plane connected to the tab or pad is critical to ensuring reliable operation. Device power dissipation depends on input voltage, output voltage, and load conditions and can be calculated with Equation 1.

$$P_{D(MAX)} = (V_{IN(MAX)} - V_{OUT}) \times I_{OUT(MAX)} \quad (1)$$

Power dissipation can be minimized, and greater efficiency can be achieved, by using the lowest available voltage drop option that would still be greater than the dropout voltage (V_{DO}). However, keep in mind that higher voltage drops result in better dynamic (that is, PSRR and transient) performance.

On the WSON (DRV) package, the primary conduction path for heat is through the exposed power pad to the PCB. To ensure the device does not overheat, connect the exposed pad, through thermal vias, to an internal ground plane with an appropriate amount of copper PCB area .

On the DSBGA (YKA) package, the primary conduction path for heat is through the four bumps to the PCB.

The maximum allowable junction temperature ($T_{J(MAX)}$) determines maximum power dissipation allowed ($P_{D(MAX)}$) for the device package.

Power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A), according to Equation 2 or Equation 3:

$$T_{J(MAX)} = T_{A(MAX)} + (R_{\theta JA} \times P_{D(MAX)}) \quad (2)$$

$$P_{D(MAX)} = (T_{J(MAX)} - T_{A(MAX)}) / R_{\theta JA} \quad (3)$$

Copyright © 2015, Texas Instruments Incorporated

Unfortunately, this $R_{θJA}$ is highly dependent on the heat-spreading capability of the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The $R_{θJA}$ recorded in *Thermal Information* is determined by the specific EIA/JEDEC JESD51-7 standard for PCB and copper-spreading area, and is to be used only as a relative measure of package thermal performance. For a well-designed thermal layout, $R_{θJA}$ is actually the sum of the package junction-to-case (bottom) thermal resistance ($R_{θJCbot}$) plus the thermal resistance contribution by the PCB copper area acting as a heat sink.

8.2.2.9 Estimating Junction Temperature

The EIA/JEDEC standard recommends the use of psi (Ψ) thermal characteristics to estimate the junction temperatures of surface mount devices on a typical PCB board application. These characteristics are not true thermal resistance values, but rather package specific thermal characteristics that offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of copper-spreading area. The key thermal characteristics ($Ψ_{JT}$ and $Ψ_{JB}$) are given in *Thermal Information* and are used in accordance with Equation 4 or Equation 5.

$$T_{J(MAX)} = T_{TOP} + (Ψ_{JT} \times P_{D(MAX)}) \quad (4)$$

where

- $P_{D(MAX)}$ is explained in Equation 1.
- T_{TOP} is the temperature measured at the center-top of the device package.

$$T_{J(MAX)} = T_{BOARD} + (Ψ_{JB} \times P_{D(MAX)}) \quad (5)$$

where

- $P_{D(MAX)}$ is explained in Equation 1.
- T_{BOARD} is the PCB surface temperature measured 1-mm from the device package and centered on the package edge.

For more information about the thermal characteristics $Ψ_{JT}$ and $Ψ_{JB}$, see the TI Application Report: *Semiconductor and IC Package Thermal Metrics* (SPRA953), available for download at www.ti.com.

For more information about measuring T_{TOP} and T_{BOARD}, see the TI Application Report: *Using New Thermal Metrics* (SBVA025), available for download at www.ti.com.

For more information about the EIA/JEDEC JESD51 PCB used for validating $R_{θJA}$, see the TI Application Report: *Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs* (SZZA017), available for download at www.ti.com.

8.2.3 Application Curves



Figure 26. Turnon Time



Figure 27. Load Transient Response

Copyright © 2015, Texas Instruments Incorporated

9 Power Supply Recommendations

This device is designed to operate from an input supply voltage range of 1.3 V to 3.3 V. The input supply must be well regulated and free of spurious noise. To ensure that the LP5910 output voltage is well regulated and dynamic performance is optimum, the input supply must be at least V_{OUT} + 0.5 V.

10 Layout

10.1 Layout Guidelines

The dynamic performance of the LP5910 is dependant on the layout of the PCB. PCB layout practices that are adequate for typical LDOs may degrade the PSRR, noise, or transient performance of the LP5910.

Best performance is achieved by placing C_{IN} and C_{OUT} on the same side of the PCB as the LP5910 device, and as close as is practical to the package. The ground connections for C_{IN} and C_{OUT} must be back to the LP5910 GND pin using as wide and as short of a copper trace as is practical.

Avoid connections using long trace lengths, narrow trace widths, and/or connections through vias. These add parasitic inductances and resistance that results in inferior performance especially during transient conditions.

10.2 Layout Examples



Figure 28. LP5910 Typical DSBGA Layout



Figure 29. LP5910 Typical WSON Layout

10.3 DSBGA Mounting

The DSBGA package requires specific mounting techniques, which are detailed in TI Application Note AN-1112, *DSBGA Wafer Level Chip Scale Package* (SNVA009). For best results during assembly, alignment ordinals on the PC board may be used to facilitate placement of the DSBGA device.

10.4 DSBGA Light Sensitivity

Exposing the DSBGA device to direct light may cause incorrect operation of the device. High intensity light sources such as halogen lamps can affect electrical performance if they are situated in close proximity to the device. The wavelengths that have the most detrimental effect are reds and infra-reds, which means that the fluorescent lighting used inside most buildings has little effect on performance.

版权 © 2015, Texas Instruments Incorporated

11 器件和文档支持

11.1 文档支持

11.1.1 相关文档

相关文档如下：

- TI 应用报告《*半导体和 IC 封装热指标*》（文献编号：SPRA953）
- TI 应用报告《*使用新的热指标*》（文献编号：SBVA025）
- TI 应用报告《*采用 JEDEC PCB 设计的线性和逻辑封装散热特性*》（文件编号：SZZA017）
- TI 应用手册《*DSBGA 晶圆级芯片规模封装*》（文献编号：SNVA009）。

11.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community ***TI's Engineer-to-Engineer (E2E) Community.*** Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support ***TI's Design Support*** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 商标

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.4 静电放电警告

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。 精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本，请查阅左侧的导航栏

版权 © 2015, Texas Instruments Incorporated

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改， 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内，且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定，否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险，客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息，不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可，或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分，仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时，如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分，则会失去相关 TI 组件 或服务的所有明示或暗示授权，且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意，尽管任何应用相关信息或支持仍可能由 TI 提供，但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意，他们具备制定与实施安全措施所需的全部专业技术和知识，可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中，为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此，此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III（或类似的生命攸关医疗设备）的授权许可，除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意，对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用，其风险由客户单独承担，并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品，这些产品主要用于汽车。在任何情况下，因使用非指定产品而无法达到 ISO/TS16949 要求，TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址： 上海市浦东新区世纪大道1568 号，中建大厦32 楼邮政编码： 200122
Copyright © 2015, 德州仪器半导体技术（上海）有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP5910-0.9YKAR	ACTIVE	DSBGA	YKA	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	D	Samples
LP5910-1.0DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	59A	Samples
LP5910-1.0YKAR	ACTIVE	DSBGA	YKA	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	A	Samples
LP5910-1.1BYKAR	ACTIVE	DSBGA	YKA	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	T	Samples
LP5910-1.1BYKAT	ACTIVE	DSBGA	YKA	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	T	Samples
LP5910-1.1YKAR	ACTIVE	DSBGA	YKA	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	E	Samples
LP5910-1.2YKAR	ACTIVE	DSBGA	YKA	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	B	Samples
LP5910-1.825YKAR	ACTIVE	DSBGA	YKA	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	O	Samples
LP5910-1.825YKAT	ACTIVE	DSBGA	YKA	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	O	Samples
LP5910-1.8DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	59C	Samples
LP5910-1.8DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	59C	Samples
LP5910-1.8YKAR	ACTIVE	DSBGA	YKA	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	C	Samples
LP5910-1.8YKAT	ACTIVE	DSBGA	YKA	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	C	Samples

[1] The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP5910-0.9YKAR	DSBGA	YKA	4	3000	180.0	8.4	0.8	0.8	0.47	4.0	8.0	Q1
LP5910-1.0DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
LP5910-1.0YKAR	DSBGA	YKA	4	3000	180.0	8.4	0.8	0.8	0.47	4.0	8.0	Q1
LP5910-1.1BYKAR	DSBGA	YKA	4	3000	180.0	8.4	0.8	0.8	0.47	4.0	8.0	Q1
LP5910-1.1BYKAT	DSBGA	YKA	4	250	180.0	8.4	0.8	0.8	0.47	4.0	8.0	Q1
LP5910-1.1YKAR	DSBGA	YKA	4	3000	180.0	8.4	0.8	0.8	0.47	4.0	8.0	Q1
LP5910-1.2YKAR	DSBGA	YKA	4	3000	180.0	8.4	0.8	0.8	0.47	4.0	8.0	Q1
LP5910-1.825YKAR	DSBGA	YKA	4	3000	180.0	8.4	0.8	0.8	0.47	4.0	8.0	Q1
LP5910-1.825YKAT	DSBGA	YKA	4	250	180.0	8.4	0.8	0.8	0.47	4.0	8.0	Q1
LP5910-1.8DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
LP5910-1.8YKAR	DSBGA	YKA	4	3000	180.0	8.4	0.8	0.8	0.47	4.0	8.0	Q1
LP5910-1.8YKAT	DSBGA	YKA	4	250	180.0	8.4	0.8	0.8	0.47	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP5910-0.9YKAR	DSBGA	YKA	4	3000	182.0	182.0	20.0
LP5910-1.0DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
LP5910-1.0YKAR	DSBGA	YKA	4	3000	182.0	182.0	20.0
LP5910-1.1BYKAR	DSBGA	YKA	4	3000	182.0	182.0	20.0
LP5910-1.1BYKAT	DSBGA	YKA	4	250	182.0	182.0	20.0
LP5910-1.1YKAR	DSBGA	YKA	4	3000	182.0	182.0	20.0
LP5910-1.2YKAR	DSBGA	YKA	4	3000	182.0	182.0	20.0
LP5910-1.825YKAR	DSBGA	YKA	4	3000	182.0	182.0	20.0
LP5910-1.825YKAT	DSBGA	YKA	4	250	182.0	182.0	20.0
LP5910-1.8DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
LP5910-1.8YKAR	DSBGA	YKA	4	3000	182.0	182.0	20.0
LP5910-1.8YKAT	DSBGA	YKA	4	250	182.0	182.0	20.0

DRV (S-PWSON-N6) PLASTIC SMALL OUTLINE NO-LEAD

2,10 / 1,90

2,10 / 1,90

PIN 1 INDEX AREA

0,80 / 0,70

0,08

0,20 REF.

SEATING PLANE

0,05 / 0,00

6X 0,30 / 0,20

6X 0,35 / 0,25

EXPOSED THERMAL PAD D

6

0,65

4206925/E 10/10



NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

DRV (S-PWSON-N6) PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206926/Q 04/15

NOTE: All linear dimensions are in millimeters

DRV (S–PWSON–N6) PLASTIC SMALL OUTLINE NO–LEAD



NOTES:
- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC–7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.







D: Max = 0.742 mm, Min =0.682 mm

E: Max = 0.742 mm, Min =0.682 mm

4221909/A 02/2015

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.



LAND PATTERN EXAMPLE
SCALE:40X



SOLDER MASK DETAILS
NOT TO SCALE

4221909/A 02/2015

NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:40X

4221909/A 02/2015

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (http://www.ti.com/sc/docs/stdterms.htm) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称"设计人员"）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权 负责并确保 应用的安全性， 及设计人员的 应用 （包括应用中使用的所有 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的 应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何 应用前， 将彻底测试该等 应用和 该等应用中所用 TI 产品的 功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称"TI 资源"），旨在帮助设计人员开发整合了 TI 产品的 应用， 如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时， 才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何TI知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系"按原样"提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的 符合 相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和 标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的 产品， 并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2017 德州仪器半导体技术（上海）有限公司